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An Analyt ical  Model for the  Threshold  Voltage of a 
Narrow-Vliidth MOSFET 
Abstract-A closed form analytical expression is derived to pre iict 
the threshold voltage of  a narrow-width MOSFET. The present calc:ula- 
tion utilizes the Fourier  transform technique to analyze the voltage I: tver 
the width cross section of the basic MOS device structure. No fil ?ing 
parameter with experimental data is  necessary because the fringe  elel.  tric 
field is calculated directly from the relevant physical parameter; to 
deduce the threshold voltage. The dependence of threshold voltagt: on 
channel width and substrate bias thus obtained is in reasonable al;ree- 
ment with experimental and numerical results. The effects of lield 
doping and field oxide thickness on the threshold voltage are also t;i ken 
into consideration. A comparison is made of the present analy :ical 
expression for threshold voltage with that, based on an adjustable weight- 
ing factor, of earlier analytical models. 
I. INTRODUCTION 
T HE present trend of VLSI technology is to place 11 ore functional blocks and increasingly complex  circuits 1 . 1 n  a 
single chip.  One of  the ways to accomplish miniaturizatic- I I  is 
to shrink the basic MOS device structure. As MOSFET’:; are 
shrunk, its length, width, oxide thickness, doping concel 1 ra- 
tions,  and applied  voltages must be scaled or varied accor ling 
to  some rules to preserve the  characteristics  of  the corresp1)nd- 
ing large device [ l ]  . However, a  perfect scaling rule cannc  t be 
found because very small devices usually show some  unexpe :led 
effects such as punchthrough, hot carriers injection, de:jen- 
dence of threshold voltage on the channel dimension, ctc. 
These phenomena, which give  rise to  a variation in device pa .am- 
eter as a  function  of  the size, are called geometry effects. l:mh 
parameter variations, ,will have a very important  effec  on 
circuit and layout design, and therefore must be well ur.der- 
stood  and  accurately  predicted. 
Among the device parameters  that are affected by  the rtitluc- 
tion in dimension, the most important one is the threshold 
voltage,  which  depends on  both  the length as well as the v :ldth 
of  the channel. The effect of  short-channel  length in  decre Issing 
the  threshold voltage of MOSFET has  been taken  into consid- 
eration in designing LSI for years [2], [3 1.  Later, Jeppsclm is 
one of  the  first  to  predict  the increase of threshold voltage as 
the device width shrinks down [4] . In his model,  a rectangular 
shape is assumed for  the  depletion charge, with  a  fitting pi. I am- 
eter accounting for the amount of side charge (see Fi;, . 1).  
This charge gives  rise to  the narrow width  effect if the magni- 
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Fig. 1. The width cross section of a MOSPET showing the additional 
side charge. 
tude  of side charge becomes  significant  in  comparison with  the 
charge density underneath  the gate electrode. Kroell and 
Ackermann [SI solved the two-dimensional Poisson’s equation 
under  a simple set of  boundary conditiofls to  find  the  threshold 
voltage by finite difference method. Noble and Cottrell [6] 
applied the  finite element method  to  incorporate  width cross - 
section of varying structures  and doping  profiles  in their inves- 
tigation of narrow device. Akers [7] considered different 
geometrical approximations  to  the  depletion charge. Later,  he 
and his co-workers [SI examined the effect of tapered oxide 
and field doping encroachment on the threshold voltage of a 
narrow-channel MOSFET. 
At  present, to account  for  the variation of  the  threshold volt- 
age with  the channel width, we have to either rely on  a  time- 
consuming numerical calculation or a simple model with an 
adjustable parameter which must be fitted  with  experimental 
data  under  different circumstances. An accurate expression 
describing the variation of threshold voltage with  width,  with- 
out  the above shortcomings, does not  exist. This paper aims at 
developing such a closed form analytical  expression of the 
threshold voltage of  a  narrow-width MOSFET without invoking 
any adjustable parameter.  The  mathematical  technique em- 
ployed  in  the  present investigation is similar to  that used  in a 
recent theoretical study of electrographic development [9].  
The  formula is derived from  a  Fourier transform of the  poten- 
tial over the  width cross section focusing on  the fringe electric 
field. The  threshold voltage thus  obtained is a  function  of  the 
value of the gate, field oxide thickness, substrate and fie1.d 
doping, channel  width,  and backgate bias. The  present  model 
provides a simple formula  for  the  dependence  of  the  threshold 
voltage of a narrow-channel MOSFET on various  physical 
parameters, avoiding a time-consuming  numerical computation 
and the need for an ad hoc adjustable parameter. Calculated 
results  are compared favorably with  the  experimental  and 
numerical  results  published  in [ 6 ] .  
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11. MODEL FORMULATION 
When a voltage is applied to  an  electrode of finite  dimension, 
the  electric field  lines are mostly straight and  uniform,  except 
those near the edges. In fact, the so-called fringe field pene- 
trates into the vicinity of the electrode. Normally, when the 
dimension is large such that the portion of field lines due to 
the fringe field is insignificant compared  to all the field lines, 
the size effect is negligible. However, when  the dimension 
diminishes, the fringe field becomes relatively important [ 101 ; 
this gives rise to  the size effect  or geometrical effect in several 
electrostatic  phenomena. A well-known  example can be found 
in electrographic development [9], in which the resolution 
capability goes down as the images become finer. This is due 
to  the  fact  that  the fringe  field due  to charges in the  dark area 
penetrates relatively more into the neighboring white area, 
thus losing its resolution capability of image reproduction in 
electrophotography. 
A similar situation is encountered in the  present MOS device 
structure. When the width of the electrode becomes really 
small, the fringe  field becomes significant in  comparison  with 
the  normal field  lines underneath  the gate electrode, giving rise 
to the effect of dependence of the threshold voltage on the 
width of the device. As mentioned above, a similar situation 
in electrophotography has been successfully analyzed, using 
the  Fourier  transform  technique, by  calculating the fringe  field 
and  potential  of  a given system. It seems natural to apply  the 
same technique to the narrow-width device problem with, of 
course, modifications allowing for the specific structure and 
boundary  conditions of the  present  problem. 
For  an MOSFET, the  threshold voltage is  given by 
VT = VFB t 2 4 ~  -t &/Cox (1) 
where VFB is the  flat-band voltage, Cox is the gate oxide 
capacitance,  and @B is the  bulk  Fermi level. QB is the  amount 
of  depletion charge controlled  by  the gate electrode. 
For  most  analytical models accounting for the  geometry  ef- 
fects, it is always assumed  implicitly that  the above equation is 
also applicable to small device, differing only in the method 
adopted in the  calculation  of QB. To  facilitate  calculation  and 
comparison with the experimental and numerical data, two 
assumptions should be  made;  the  interface  potential  under  the 
gate is uniform and the charges on the gate are distributed 
evenly. It  can be seen later  that  the second assumption can be 
relaxed, thus eliminating the need for  an adjustable parameter. 
The major  differences between  the present and previous 
approaches are as follows: 
1) In  the previous analytical models, attention was focused 
on charges underneath  the gate and  those  immediately  outside 
the gate area (side charge in Fig. l), whereas in the  present ap- 
proach we analyze the field underneath  the gate as well as the 
fringe field, and  their  corresponding  potentials.  Both  are equiv- 
alent as far as the physical picture is concerned, for all these 
quantities are related  to  each  other via the Poisson's equation 
and  appropriate  differentiation. 
2 )  Regarding the  method  of  calculation, previous approaches 
either rely on a  time-consuming numerical computer  computa- 
tion  or assume the side charge to have a  definite shape whose 
dimension is treated as an adjustable parameter. However, the 
present  work  attempts  to  compute  the fringe fie1.d as accurately 
as possible, from all relevant basic physical parameters, with- 
out invoking any ad hoc adjustable  parameter whose value is 
usually fitted with experimental data. In fact, the computed 
changes in the threshold voltage due to the finite size fringe 
field can be identified with the contribution due to the side 
charge, thus giving a physical picture of the previously reported 
adjustable parameter. The present model can predict  the thresh- 
old voltage over a wide rangg of  conditions, whereas the earlier 
analytical models will require  a  prior knowledge of  the exper- 
imental  threshold voltage in  order  that  the value of  the  fitting 
parameter can be found. Of course, in the process of calcula- 
tion approximation will be needed to simplify the computa- 
tional  complexity,  and discussions will be made  later to discuss 
the validity and  the effectiveness of the  approximation. 
Fig. 1 illustrates the  width cross section of a MOSFET with 
the  depletion charge under  the  oxide layer. As the gate width 
W diminishes, the side charge  becomes  comparable to  the ideal 
depletion charge in magnitude,  thus causing an increase in 
threshold voltage as can be seen from (1). To  study this thresh- 
old modulation  quantitatively,  a two-dimensional potential 
problem is solved for the width cross section by means of 
Fourier transform. The transformed quantity has no simple 
physical meaning, but  offers  a convenient means  whereby we 
can solve the problem.  However, the variable in the trans- 
formed space k can be regarded  as the spatial frequency which 
has a simple physical interpretation. When k is zero it corre- 
sponds  to an infinitely large gate electrode, i.e., the large 
geometry  situation  with  no size effect. If k is nonzero,  it cor- 
responds to  the finite-size situation with nonzero fringe field 
whose magnitude becomes proportionally larger as the spatial 
frequency increases. Appendix I show!< that the transformed 
potential  in  the region concerned is  given by 
I '-2 
- - J p ( a )  sinh k ( z  - a) da I 
k% 0 
where 
$(a, k )  = ey sinh ktg cosh k(b, - a) + cosh kt, sinh k(b,  - a) 
( 3 )  
2nd V,, , p(a )  are the  transformed gate level voltage and  trans- 
formed space-charge density, respectively. 
The  integrations  in ( 2 )  are simplified through making p ( a )  a- 
independent,  by assuming an ideal depletion charge boundary 
as shown  in Fig. 2. b, then becomes the ideal depletion  depth. 
Notice that side charge can also be included as rectangular 
charge box  in  the diagram. Using the superposition of channel 
and field space-charge densities ( p ,  and pf), we get 
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Fig. 2. Simplified structure used in the present  model. 
r (k ,  Z )  =- 
sinh kz  - jg sinh kz  
$(O, k )  " l o g  ' k2 e S W ,  k )  [e, sinh ktg sinh k : ~ ) ) ?  
cash ktg] t - Pg 
k2 e, 
. [E, sinh ktg sinh kbf t cosh ktg cosh kbf 
where Vo is split into  two  components; Vog in  the gate rI: gion 
and V0f in  the field region. 
The first term  on  the  right-hand side of (4) is the  mos. im- 
portant term, which describes the major component 0 1 '  the 
spatial frequency  dependence of the  transformed vol  :,uge. 
When k is zero, i.e., for  an  infinite size, this  term is at  its I n a x -  
h u m .  However, when k is nonzero, i.e., for a finite-!ized 
electrode, it decreases as k increases. The physical picture is 
simple: the field strength  on  the finite-sized electrode is s m d e r  
than  that  on  an  infinite  electrode, because part  of  the apq)l:ied 
voltage becomes the fringe field near the edges. Thus a lxger 
applied voltage is needed in order  to achieve the same lev 21 of 
inversion as in  the large-geometry case, giving  rise to an inct ease 
in  the  threshold voltage when  the  width  of  the MOS structure 
diminishes. Other terms in (4) involving charges, jg an21 Es, 
are correction  terms  due to a combination  of  the space-charge 
effect and the finite size geometry. These are minor co '~'ec- 
tion  terms describing the second-order  effect of  the depencl1:lnce 
of the voltage on  the space charge. However, to solve for ??k, 
z )  exactly  both jg and jf must be known  accurately;  but  hese 
charges depend,  in  turn,  on  the  total voltage.  These unkn 2wn 
quantities can either be solved rigorously in a self-consistent 
manner  or  approximately  by successive iterations. As we / w e  
mentioned above,  these corrections are of minor  effect, an ;i to 
simplify calculation we have assumed that fi  is independer t of 
the vertical distance z in obtaining (4). This also justifie:; .I:he 
neglect of side charge as shown  in Fig. 2 ,  thus eliminating; the 
need  for  an  adjustable  parameter. 
In  order  to  get back the physical voltage V(x, z ) ,  a linea. ar- 
ray of MOSFET's with a period T in the x-direction is u;ed 
and a uniform voltage Vf is assumed between the gates as shi)lm 
in Fig. 2 .  This assumption is made  to  facilitate  the calcula .];on 
of the  correction terms, but does not  affect  the major fr.nge 
field component. Then Vog(x), V,,f(x), pg(x),  and p f ( x )  ;are 
all square waves and are represented  by  the following Fot.rier 
series 
where 
A,=-sin-; B , = - A ,  f o r n f O  2 nnW 
nn T 
and Vg is the effective gate voltage which equals applied gate 
voltage minus the flat-band voltage. By taking the Fourier 
transform  of ( 9 ,  substituting  it  into (4) and finally  performing 
the inverse transform,  the coefficient of  the  nth  harmonic  of 
V(x, z )  is found  to be 
cosh npbf) - 
[ ( A n  + p y B n )  - ( A ,  cash npz + p r B n  cash np 
* ( z  - bg + bf))l (6 )  
where t, = tg/tf,  p ,  = p f / p g .  Note  that  the interface voltage in 
the field region Vsf and field depletion  width bf can  be found 
from  Appendix 11. 
In  the  present  model,  the  definition  for  threshold voltage V ,  
is taken as the gate voltage at  which  the surface voltage directly 
under  the middle of  the  gate equals to 2 6 ~  - VBS, i.e., 
V O ,  bg) = W B  - VBS (7) 
or 
5 Vn Iz=bg = W B  - vBS 
n = o  
where VBS is the  substrate bias. A similar situation  occurred  in 
Kroell and Ackermann's numerical model in which electric 
field was used  instead. 
Strictly speaking, the averaged surface carrier concentration 
over the gate width, rather than the voltage at the middle, 
should be used. However, in view of  the observation that  the 
surface charge is neglected in this model and the potential 
underneath  the gate width is fairly uniform [ 6 ] ,  and to simplify 
the computation, we have opted for the threshold definition 
as given in (7). Making use of (6) with V, = V ,  - V,, the 
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threshold voltage is given by 
* Vsf ) vBS. (8) 
The  assumptions  made in Fig. 2 in  treating  the  potential Vf  
between  the gates to be uniform  and neglecting the side charge 
are reasonable because they  do  not  affect  the  interface  poten- 
tial directly below the  middle of the gate  significantly. As we 
have discussed before, the important size effect is mainly ac- 
counted  for  by  the fringe  field, and  the  effect  due  to  the space 
charge p (including the side charge) only gives rise to second- 
order corrections. It is in these correction  terms  that  the side 
charge is neglected in performing the  Fourier  transform.  Other- 
wise the  calculation will be  very complicated.  Or,  an  iterative 
procedure can also be taken  for  example; calculate V without 
the side charge, then  compute  the  induced side charge from V ,  
and recalculate V taking  the  induced side charge into considera- 
tion.  In principle, the  iteration can be carried several times to 
obtain very accurate result. However, then the computation 
time will be very long, losing the intended advantages over 
detailed numerical simulation calculation. Therefore, the ap- 
proximation is made as an  optimum  approach  such  that a rea- 
sonably  accurate result  can be obtained  with a sound physical 
basis, but without a time-consuming numerical computation. 
Discussions on the validity of the approximation will be de- 
ferred  to  Appendix 111. 
Since  a  linear array  of MOSFET’s is used instead of an indi- 
vidual one,  the  interference  between  the MOSFET’s has t o  be 
minimized. This can be easily achieved by increasing the dis- 
tance  between adjacent MOSFET’s. Nevertheless, accompa- 
nying with this is a mounting  number  of  terms  for  the summa- 
tion series required for convergence, thus lengthening the 
computation time. Therefore,  an  optimal value should be 
chosen for the separation of device. Calculations using (8) 
elucidate that VT would remain nearly independent of the 
spatial period T provided that  the distance between devices is 
about  1.4 times  greater than  the  depletion  depth bg. This 
means that the fringe field extends sideway to a distance of 
0.7 b, approximately,  which is quite  consistent  with  the lateral 
spread of space charge commonly used in the  other analytical 
models. For  the following VT evaluations,  in order  to minimize 
the  calculation  time,  the  spatial  period is taken  to be 
T= W t  1.4bg. (9) 
We have examined the convergence of the series in (8), by 
analyzing the percentage error as a function of the  number  of 
harmonics taken in the  summation. Again discussions will be 
deferred to Appendix 111. The convergence of the series is 
reasonably  rapid and  the  computational time is quite acceptable. 
Now two special cases are considered. The first one is when 
the field oxide is much  thicker  than  that of gate region. Then 
Vsf, t,, and bf are very small, and (8) is reduced to a simpler 
form 
The  other case is for a large device in  which k tends to zero in 
(2). Then  we have 
Integrating and taking inverse transform, then for Vo = VT - 
VBS and V(0, bg) = 2 @ ~  - VBS 
which  is  the expression commonly used for  the  threshold volt- 
age of a large device. This  result  can also be derived by  putting 
t, = p, = 1 
and 
bg = bf  
into (8), which is equivalent to simply reducing the  two- 
dimensional problem  to  an one-dimensional one. 
111. THEORETICAL CURVES 
Since V ,  is obtained by evaluating  a simple expression  in the 
present model, it is easy to investigate its dependence on the 
parameters  of a device. This approach should  be contrasted  to 
numerical models which require excessive computation time. 
(The convergence of  the  three  summation series used in (8) is 
analyzed  in Appendix 111.) 
A few curves are shown to illustrate the threshold modula- 
tion. Default values for substrate doping Ng and gate oxide 
thickness tg are 1E1S cm-3 and 500 a, respectively. Fig. 3 
shows the increase  in V ,  as the  channel  width decreases. This 
is aggravated if the backgate bias takes a larger value. The 
influences of field doping N f  and field oxide thickness t f  on 
this narrow-width  effect are also shown in Figs. 4 and 5, 
respectively; higher field doping and/or  thicker field oxide will 
enhance  the V ,  modulation.  The reason is that  the ideal deple- 
tion depth in the field region thus resulted is smaller, giving 
rise to a larger amount  of side charge in the  transition region 
from  the ideal gate depletion  depth  to  the ideal field depletion 
depth. 
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Fig. 3. Threshold voltage change versus width for various back-bia.,c:s. 
t f =  85 E - 6 cm, Nf= 1 E 15 
CHANNEL WIDTH (UP!) 
Fig. 4. Threshold  voltage  change  versus  width for various  field  dopings. 
t f= 85 E - 6 cm, VBS= 11 V. 
Fig. 6 depicts the substrate sensitivity of V ,  of MOS1I:ET. 
Narrower channel devices exhibit a larger increase in V ,  vl,rith 
the backgate bias. The influences of field doping and Field 
oxide thickness are demonstrated in Figs. 7 and 8, with arge 
VT-substrate bias sensitivity for higher field doping ard/or 
thicker field oxide thickness. The explanation in the prelqous 
paragraph  can also be  applied  here. 
TV. COMPARISON WITH EXPERIMENTAL RI:SULTS A?, 11 
EARLIER ANALYTICAL MODELS 
Different definition for V ,  is used for various mode.L and 
experiments. Therefore, the values for V ,  may be diff:rent 
from one another. In order to have a more meaningful com- 
parison for  the present model,  only  the change in V ,  vv ill be 
considered. 
The results  published in [6] are  used to verify the anal;rtical 
.''3d 1 1 1 f t = 150 E - 6 cm 
VB6 = 11 v 
I I 
4.00 6.00 8.90 10.00 
o. ao 
CHANNEL WIDTH (UM) 
Fig. 5. Threshold voltage change versus width for various field oxide 
thicknesses. N f =  1 E 15 cmm3, VBS = 11 V. 
SUBSTRATE BIAS (1') 
Fig, 6. Threshold voltage change versus back-bias for various channel 
widths. t f =  85 E - 6 c m , N f =  1 E 15 ~ m - ~ .  
model here. The MQSFET's used are assumed to have long 
channel, with  parameters Ng = 1 E 15 ~ m - ~ ,  tg = 500 A, and 
xi = 0.3 pm unless  otherwise stated. 
Fig. 9 illustrates the  effect  of  channel  width on the threshold 
increase when VBs equals to 3 and 11 V.' Both numerical and 
experimental  data are  used for comparison. It can  be seen that 
a good agreement is obtained among the three sets of data 
down  to 2 pm range. 
Fig. 10 shows the  substrate sensitivity of VT modulation for 
three  channel  widths  and also illustrates the reasonable agree- 
ment between this model and the numerical model. The dis- 
crepancy appears to be larger at higher backgate bias and  this 
may contribute to the larger amount of side charge which is 
neglected in the  integrations  of  the  correction  terms in (2). 
Finally, the analytical expression for the threshold voltage 
is compared with simple expression obtained in the earlier 
CHENG AND LAI: MODEL FOR THE THRESHOLD VOLTAGE OF A MOSFET 1819 
N - 1 E 1 7 c m  - 3  
N = 1 E 15 Cm-3 
Nf = 5 E 1 4  Cm-3 
I I I I I 
0 0   2 . 4 0   4 . 8 0   7 . 2 0  9.60 12.00 
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Fig. 7. Threshold  voltage  change  versus  back-bias  for  various  field 
dopings. t f =  85 E - 6 cm, W =  2 E - 4 cm. 
t = 1 5 0  E - 6 cm 
tf = 8 5  E - 6 cm 
tf = 30 E - 6 cm 
0 . 0 0  , 1 I , I I 
0 . 0 0   2 . 4 0   4 . 8 0   7 . 2 0   9 . 6 0   1 2 . 0 0
SUBSTRATE BIAS ( V )  
Fig. 8. Threshold  voltage  change  versus  back-bias  for  various  field  oxide 
thicknesses. N f  = 1 E 15 ~ m - ~ ,  W = 2 E - 4 cm. 
analytical models. This will shed light on the physical origin 
of the  required  adjustable  parameter  and  the validity in  treating 
these  parametric values as constant. 
After some algebraic manipulation, (8) can be transformed 
to a form similar to  that used in  other analytical models 
VT = VT (large device) - Gb~pg/C, ,  (1 2 )  
where the weighting factor  of  the side charge is found to be 
with 
2.00  
1.60 
- > - 
1 . 2 0  - 
0 
- E 
? 0.80 
? 
I 
0.40 
0.00.  
4 
V 
- 
0.1 
\ 
VBS = 11 v 
\ 
__ model 
+++++ experimental V = 11 v 
-__-_ numerical 
BS 
0 ~ 0 0 0  experimental VBs = 3 v 
CHANNEL WIDTH (UM) 
Fig. 9. Comparison  of  calculated,  numerical,  and  experimental  threshold 
voltage  changes  versus  channel  width for  two back-biases. t f  = 85 E - 
6 cm, N f =  1 E 15 ~ m - ~ .  
2.40 1 
1r 
b.00 
I I I I I 
2 . 4 0  4 .80  7 . 2 0   9 . 6 0   1 2 0
SUBSTRATE B I A S  (V) 
Fig. 10.  Comparison of calculated  and  numerical  threshold  volta  e 
changes  versus  back-bias for  three  channel widths. Ng = 8 E 15 cm- , 
t f =  85 E - 6 cm, N f =  8E 15 ~ 3 ~ ~ .  
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The dependence of 6 on the substrate bias and  the channel 
width is shown  in Figs. 11 and 12, respectively. Here we have 
demonstrated  that  the so-called weighting factor  can be calcu- 
lated once all the basic physical parameters, e.g., doping con- 
centration, substrate bias, oxide thickness, etc., are known. 
There is therefore  no necessity to  treat  the weighting factor as 
an ad hoc adjustable parameter. Furthermore, from Figs. 11 
and 12 we see that in general, the validity of treating the 
WIDTH = 3 Un8 
WIDTII = 5 Lm 
0 . 0 0  2 . 0 0  4.00 6.00 9 .00  10.00 
SUBSTRATE BIAS (VI 
Fig. 11. Weighting factor calculated from (13)  as a function of ihe 
substrate bias  with the channel  width  taken as 1, 3, and 5 pm, res )I:c- 
tively. 
0.40 ‘51 
0.00! 
0 . 0 0  2 .lo0 4.00 6.00 8.00  10 .”. c 
CHANNEL WIDTH ( U T )  
Fig. 12. Weighting factor calculated from (13) as a function .of !he 
channel  width.  The  substrate bias is fixed  at three sets  of valuer8 
weighting factor as a constant is questionable. At diffe m t  
channel widths, the weighting factor varies slowly with1 the 
substrate bias. With a given substrate bias, the weighting fa :tor 
decreases as the channel width increases; the dependencf on 
the  width is rather weak if  the  channel is wider than abclllt 5 
pm. These observations may explain, why in some particullar 
cases, some  earlier  analytical  models do seem to agree rea mn- 
ably well with  experimental results. 
V. DISCUSSIONS AND CONCLUSION 
A simple closed form  analytic expression for predicting r.he 
threshold voltage of a narrow-width MOSFET is derived by 
analyzing the potential over its width cross section with 1.he 
Fourier transform technique. Since the present approach fo- 
cuses on the calculation of the fringe electric field, wit1 no 
concern about the shape of the depletion charge, no  fir. ting 
parameter is required as in some existing analytical models. 
The present model takes into  account  the channel width, gate 
oxide thickness, substrate doping, substrate bias, field oxide 
thickness, and field doping. Curves are obtained based on a 
simple MOS structure to demonstrate the dependence of V ,  
on these  parameters.  Calculations based on a more complex or 
realistic structure are in progress and will be published else- 
where. For example, we have analysed the dependence of V ,  
on the detailed  shape of the doping  profile of a  narrow-channel 
device. 
A  comparison of  the  present analytical  expression for  thresh- 
old voltage with  that  of simple expressions already published 
has also been made. This provides an expression of the usual 
weighting factor  (an adjustable parameter) in earlier  analytical 
models in terms  of  the basic physical quantities,  such as oxide 
thickness, doping density, etc. The comparison sheds light on 
the physical origin of the  fitting  parameter,  and gives an evalu- 
ation  of  the usual assumption  of regarding the  parameter as a 
constant. 
Major assumptions involved in the present model are: 1) 
calculating the threshold voltage by identifying the potential 
value at  the middle of  the gate electrode  rather  than taking the 
averaged value over the width dimension, 2 )  neglecting side 
charge in the calculation of the correction terms of fringe 
electric field. While the latter assumption hardly introduces 
any significant  error (Appendix 111), the  former  assumption is 
likely to be  responsible for  any disagreement with  the  numeri- 
cal results. This is especially true if the  channel is extremely 
narrow  when  the  potential  under  the gate electrode  could be 
quite  nonuniform.  In  that case, the averaged value of  the 
potential should be taken,  and this presents  no major difficulty, 
but  the  computation  time will be much longer. 
In conclusion, we have formulated a simple model to com- 
pute analytically the threshold voltage of a narrow-channel 
MOSFET. The  computer  time required is negligible when 
compared  with  the usual  numerical  calculation, and  therefore, 
the expression can easily be incorporated  into  any simulation 
program which requires  a value fdr  the threshold voltage. The 
value predicted  for  the  threshold voltage is in reasonable agree- 
ment with experimental and numerical results. The accuracy 
can be improved by an averaging and/or iterative calculation, 
but  the  computation  time will be  longer.  This presents a trade- 
off between accuracy  and computer time, and the present 
model  offers this  flexibility. 
Another advantage of the present approach is that  it requires 
no ad hoc fitting  parameter,  and existing experimental  data  for 
different  situations are, therefore,  not required. Once  the 
values for  different physical quantities are given, the  threshold 
voltage can be predicted over a  wide range of operating condi- 
tions. This approach could be useful in simulation studies or 
as a guide prior  to  experimental  work,  but  without  the usual 
time-consuming  numerical computation. 
APPENDIX I 
FOURIER ANALYSIS OF A TWO-DIMENSIONAL POTENTIAL 
PROBLEM 
Fig. 13 shows  a  layer of  oxide lying on  top of a silicon sub- 
strate  together  with a thin  layer of charge o(a). Boundary con- 
CHENG AND LAI: MODEL Fori THE THRESHOLD VOLTAGE OF A MOSFET 1821 
Z where 
A 
V=V0(x) 
t $(a, k )  = sinh ktg cosh k(bg - a) + cosh ktg sinh k(bg - a) 
g 
L .  
bg- 
and 
E o  V3(x,z) J. 
? 
J 
E y  = € , / E o .  
E a  V,(x,z) Supposing there is a space-charge density p ( a )  in the silicon 
@(X,d 
region, a(a) is then  equal to p(a)6 a. With V o  replaced by V o  . 
E S  V,(X,Z) 6a 
(6a/bg) and making use of superposition principle, the trans- T ' *  X formed  potential is given by 3 
v=o 
Fig. 13. An infinite  strip used the  Fourier  transform of a  two- v(z> = v2 + Lbg VI 
dimensional  potential  problem. 
ditions give 
v, (0) = 0 
v3G) = vo 
where o(a) and Vo are x-dependent. 
Continuity requires that 
v, (a) = v2 (a) 
Vz@g) = W b g ) .  
Conditions  due  to Gauss' law are 
€0 (bg) - EsE2 (bg) = 
-?- [' p(a )  sinh k(z  - a) dtz 
ke, 
through  the  substitution  of (A8). 
(-43) APPENDIX I1 
(A4) CALCULATION OF DEPLETION DEPTH bf UNDER THE 
FIELD OXIDE 
(A51 under the gate oxide is 
The charge per  unit area in the area in the  depletion region 
€,E, (a) - €,E, (a) = o(a). (A61 Eo 
- (vg - vFE - %E V E S )  = 4Ngbg 
Since there is no space charge in the three regions, the three tg 
potentials  hould all satisfy the Laplace's equation. while for  that in the field region is 
a2  a2  
az2 ax 
- Vi+T Vi=O, j = =  1 , 2 , 3 .  
Taking the  Fourier  transform  with respect to x gives where V,, is the flat-band voltage and V,f is the interface 
potential in the field region,  which  can easily be found  to have 
a value of qNfbj /2eS .  Insertion  of ( B  1) into (B2) results  in (3- k? vi= 0 ;  vi= 
Nf 
. (B3) 
whose solution is 
vi = A i e k Z  f Bje-kz .  ('47) 
Equation (AI) to (A6) all remain the same except that the 
variables are replaced by  their  transformed values. All the A's 
and B's can be found by making use of conditions (Al)  to 
(A6) in (A7). The  transformed  potentials in the silicon region 
becomes 
pl = 2 A ,  sinh kz 
v2 = 2 A ,  sinh kz -  sinh k(z  - a)  5 (a) 
k% 
(A81 
with 
APPENDIX 111 
AND THE APPROXIMATIONS TAKEN 
DISCUSSIONS ON THE CONVERGENCE OF THE SERIES 
In this section we discuss the convergence of infinite sums 
involved in (8), and also discuss the validity of neglecting side 
charge in the  calculation  of  the  correction terms. 
In (8), there are three infinite sums involved in calculating 
the  threshold voltage. We have examined separately the num- 
ber of  terms required  in  each summation in order  to achieve a 
certain acceptable error. Fig. 14 illustrates two typical sets of 
results  for  the  three sums. Even the worst sum converges rea- 
sonably  rapidly as far  as computation  time is concerned.  In  our 
results, we require the relative error in  each sum to be less than 
or  equal to 5 X and  the  time  required  to  compute  one 
V,  is reasonably short,  with  an average CPU time of 0.2 s in 
Univac 1 100. 
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RELATIVE ERROR 
Fig. 14.  Number of terms  required to  achieve  a  certain  level of  rel;  five 
error  in  the  infinite sum involved  in  calculating VT. The  three c ~ .  rves 
represent  the sums in (8). 
2 .  “1 NO SIDE CHARGE 
0 . 0 0  1:ao 3:60  5140 7.>0 9.bO 
SUBSTRiiTE B I A S  ( V I  
Fig. 15. Dependence of VT on the amount of side charge. The three 
curves are fori 1) no side charge, 2) with side charge extendin). ‘side- 
way to  a distance equal to half a depletion depth, and 3) witik side 
charge  extending  sideway  to  a  distance  equal to  one depletion dl; pth. 
The approximation of neglecting side charge is disc .med 
here. As we mentioned  before,  the change in V ,  is attriluted 
to  the fringe field  in the  present  work,  rather  than focusi:lg on 
side charge as in earlier analytical model. The side chari:c,: ap- 
pears explicitly in  the  correction  terms in the  present  rodel. 
To show the effect is small, we have calculated V,, assl. ~ning 
the existence of side charge up  to  about  one  depletion ‘depth 
in the width direction beyond the electrode edge. , Fig.. 15 
shows a summary of the calculation. The threshold v1)ltage 
computed  with  one  depletion  depth of side charge differ!,  only 
marginally from that based on the calculation with n’o side 
charge. In earlier section, we mentioned that the fringci field 
extends sideway to  a  distance on  the  order of a fraction ‘If  the 
depletion  depth.  In Fig. 15, the threshold voltage results, based 
on  the  existence  of side charge extending  to half a depktion 
width, almost  coincide with  those  with no side charge. “’here- 
fore, we can confidently conclude that the neglect of‘ side 
charge in our calculation of correction terms in VT will not 
introduce  any significant  error. 
After all, the side charge is only  the  effect of the fringe field 
which is the actual cause of the narrow-width effect. The 
feedback  of  the side charge on  the  potential  distribution should 
be small, especially near the  middle  of  the gate provided the 
amount of side charge is not too large as compared to the 
charge directly  under  the gate. The steeper  slopes of our curves 
in Figs. 9 and 10 for narrower  gate width and higher backbias 
testify  that  the side charge can no longer be neglected in this 
operating region where it is of a  considerable quantity. Fig. 15 
also shows the overestimate of threshold voltage if no side 
charge is included. 
Next, the  assumption  of  uniform gate-level voltage Vf  in  the 
field region is discussed. From numerical simulation,  it is found 
that the gate-level voltage falls off very quickly to a steady 
value at  both sides of  the  gate, especially when the side walls 
are fairly vertical. Thus the approximation of abrupt change 
in gate-level voltage will only  introduce larger higher harmonics, 
but have little effect on  the lower  harmonics.  Since the thresh- 
old voltage is calculated by summing the lower harmonics 
mainly, it is not much affected. In fact this smoother transi- 
tion  of gate-level voltage can be approximated  by slightly de- 
creasing the field oxide  thickness or the field doping  (This will 
increase V’ slightly). The resulting effect is shown in Figs. 4 
and 5 and is only a small decrease in threshold voltage, This 
further  accounts  for  the larger threshold voltage calculated for 
regions  where narrow-width  effect is promilent. 
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Optimum  p-Channel  Isolation  Structure  for CMOS 
Abstract-A two-dimensional numerical model  of the width direction 
of a MOSFET is used to simulate the surface potential and the sub- 
threshold current of p-channel devices. Fully-recessed, semi-recessed, 
and nonrecessed oxide isolation structures with various transition angles 
as well as interface charge are modeled. The nonrecessed oxide struc- 
ture is superior for reducing subthreshold current, in some cases more 
than 20 percent. The fully-recessed oxide with a 90" transition angle 
provides maximum device density, a planar surface, and ease of fabrica- 
tion. Experimental results indicate that for the fully-recessed oxide 
structure the p-channel device with interface charge will show a thresh- 
old-voltage variation of  only  12 percent with widths varying from 10 to 
1.5 pm, and an increase in subthreshold current of an order of magni- 
tude compared to a wide device. 
I. INTRODUCTION 
ITH  the  feature size of VLSI devices decreasing to sub- 
micrometer dimensions, the  effects of small geometries 
on device characteristics and performance becomes  increas- 
ingly important. Such behavior as short-channel effects [ l ]  , 
narrow  [2],  [3]  and inverse narrow  width (also called channel 
or gate) effects  [4]  -[7],  hot  electron  and hole generation  with 
its subsequent substrate [8] ,  [9 ]  and gate current [ l o ] ,  and 
isolation  oxide  effects  [4]  must  be minimized. Additional 
properties are also required  of devices incorporated  into semi- 
conductor chips with VLSI  densities. 
As  MOS integration densities  increase, chip power dissi- 
pation approaches the thermal limits of packages. This prob- 
lem can be reduced by designing with complementary struc- 
tures. The related push for high-density circuits requires not 
only devices with  short channels and  narrow  widths,  but  with 
small active  area pitch. This  requires bird's beak free non- 
enchroaching isolation oxides. As the width is reduced, the 
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current drive is reduced. Since the parasitic capacitance may 
not scale, and  the  interconnect resistance increases as devices 
are scaled, increasing current drive is imperative. A way to 
increase current drive is to reduce the threshold voltage, but 
since supply voltages are being scaled to reduce hot-carrier 
problems, it is questionable as to whether  any  net effect is to 
be  expected. This  emphasizes the need for maintaining  mobil- 
ities,  or  at least a slowing down of the  reduction of mobility 
as devices shrink [ l l ]  . With lower threshold voltages, their 
variation with geometries must be reduced to obtain accept- 
able worst case noise margins and yields. This can be  ac- 
complished by fabricating structures  that  end  to reduce 
threshold-voltage  variations with device geometry. Lastly, 
small subthreshold currents and swing [12] are important for 
reduced  standby power  dissipation and to provide  fast  switch- 
ing. Not all of these characteristics can be obtained simul- 
taneously,  and  therefore compromises  are necessary. It is 
proposed that at present in silicon a small geometry CMOS 
structure  with a fully-recessed planar isolation  oxide best fits 
these desired characteristics. 
The effects of short channels on the threshold voltage has 
been reviewed by Akers and Sanchez [13]  and  by Kumar 
[14]. Subthreshold current in short structures was reviewed 
by  Fitchner  and  Potzl [15] . Gate  and  substrate  currents have 
been modeled by  Tam et al. [SI.  The variation of  the  thresh- 
old voltage in  the  width  direction has been reviewed by Akers 
and Sanchez [13] and by Ji and Sah [7] for structures that 
produce the narrow-width effect. Only a limited amount of 
work has been published on  the inverlse narrow-width effect. 
Shigyo et al. [5] , [6] developed  a three-dimensional  computer 
model and simulated the inverse narrow-width effect. They 
illustrated the effects of the transition angle of the isolation 
oxide  on  the  threshold voltage in NMOS devices and showed 
how field implantation  effects  its behavior. Sugino and Akers 
[4] developed a two-dimensional computer simulation model 
of the  width  direction  and simulated the surface potential  and 
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